### CS 220

#### Instruction Pipelines

## Single Cycle MIPS Implementation



Clock

#### CPU Time =





# Pipelining speedup

- After the pipeline is full
  - >washer, dryer, folder, put-away are all doing something
  - A load of clothes is being finished every time unit.
- assume there are k stages in the pipeline
   How long does first load take?
   How about next n 1 loads?
   total time is

# Pipelining Speedup

- Sequential washing takes nk time units
  - Speedup = (time before improve/time after improve)
  - > Speedup = \_\_\_\_
- In our example k is 4 and n is 4
   > Speedup is \_\_\_\_\_\_
- What if the number of loads gets large
   >n = 100
  - > Speedup is
  - > As n gets large speedup goes towards \_



Is this realistic?

Does folding take as long as drying?

2AM→ Lets assume drying takes ½ as long as washing.

How can we keep the dryer busy?

Figures are © Morgan-Kauffman Publishers 2004

6 PM

Time

Α

В

С

D

Task order

## Pipelining MIPS instructions



What steps are needed to execute a complete instruction?

## Stages of Instruction Execution

- How many cycles does an integer ALU instruction take to execute?
- Visualizing pipelined instruction execution
- Space/time diagrams



## Its not as easy as it sounds

- Hazards instruction conflicts
  - Structural Hazard
  - Control hazard
  - ≻Data Hazard

### Structural Hazards

add \$\$0, \$\$1, \$\$2
beq \$\$3, \$zero, offset
addi \$t0, \$t1, -1

Imagine that we didn't have separate adders for updating the PC but used the ALU instead.



#### How can we fix a structural hazard?

### Control Hazard

loop: addi \$t0, \$t0, -1 add \$s0, \$s1, \$s2 bne \$t4, \$zero, loop ori \$v0, \$zero, 9



## Data Hazard





#### Solution?

## Data Hazard

 With a little extra hardware we can <u>forward</u> the output of the ALU to the ID stage.



# Pipelined Datapath

